

3A High Efficient Synchronous Step Down Converter with DCS™ Control


Check for Samples: TPS62090, TPS62091, TPS62092, TPS62093

FEATURES

- 2.5 V to 6 V Input Voltage Range
- DCS™ Control
- 95% Converter Efficiency
- Power Save Mode
- 20 µA Operating Quiescent Current
- 100% Duty Cycle for Lowest Dropout
- 2.8 MHz/1.4 MHz Typical Switching Frequency
- 0.8 V to V_{IN} Adjustable Output Voltage
- Fixed Output Voltage Versions
- Output Discharge Function
- Adjustable Softstart
- Two Level Short Circuit Protection
- Output Voltage Tracking
- Wide Output Capacitance Selection
- Available in 3x3mm 16 Pin QFN Package

APPLICATIONS


- Distributed Power Supplies
- Notebook, Netbook Computers
- Hard Disk Drivers
- Processor Supply
- Battery Powered Applications



DESCRIPTION

The TPS6209x device family is a high frequency synchronous step down converter optimized for small solution size, high efficiency and suitable for battery powered applications. To maximize efficiency, the converter operates in PWM mode with a nominal switching frequency of 2.8 MHz/1.4 MHz and automatically enters Power Save Mode operation at light load currents. When used in distributed power supplies and point of load regulation, the device allows voltage tracking to other voltage rails and tolerates output capacitors ranging from 10 μ F up to 150 μ F and beyond. Using the DCSTM Control topology the device achieves excellent load transient performance and accurate output voltage regulation.

The output voltage start-up ramp is controlled by the softstart pin, which allows operation as either a standalone power supply or in tracking configurations. Power sequencing is also possible by configuring the Enable and Power Good pins. In Power Save Mode, the device operates at typically 20 µA quiescent current. Power Save Mode is entered automatically and seamlessly maintaining high efficiency over the entire load current range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION(1)

T _A	VOUT	ORDERING	PACKAGE	PACKAGE MARKING
	adjustable	TPS62090	RGT	SBW
40°C to 05°C	3.3 V	TPS62091	RGT	SBX
-40°C to 85°C	2.5 V	TPS62092	RGT	SBY
	1.8 V	TPS62093	RGT	SBZ

For detailed ordering information please see the PACKAGE OPTION ADDENDUM section at the end
of the datasheet.

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		VALUE MIN MAX		UNIT
				ONII
Valtaga ranga	PVIN, AVIN, FB, SS, EN, FREQ, VOS ⁽²⁾	-0.3	7	V
Voltage range	SW, PG	-0.3	V _{IN} +0.3	V
Power Good sink current	PG		1	mA
ESD rating	Human Body Model		2	kV
	Charged Device Model		500	V
Continuous total power dissipation		See ti	he Thermal Ta	able
Operating junction temperature range, T _J		-40	150	°C
Operating ambient temperature range, T _A		-40	85	°C
Storage temperature range, T _s	tg	-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾		LIMITO
	THERMAL METRIC	QFN (16 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	47	
θ_{JCtop}	Junction-to-case (top) thermal resistance	60	
θ_{JB}	Junction-to-board thermal resistance	20	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.5	C/VV
ΨЈВ	Junction-to-board characterization parameter	20	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	5.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS(1)

		MIN	TYP MAX	UNIT
V_{IN}	Input voltage range V _{IN}	2.5	6	V
T_A	Operating ambient temperature	-40	85	°C
T_J	Operating junction temperature	-40	125	°C

(1) See the application section for further information

⁽²⁾ All voltage values are with respect to network ground terminal.



ELECTRICAL CHARACTERISTICS

 $V_{\rm N} = 3.6 \text{V}$, $T_{\rm A} = -40 ^{\circ} \text{C}$ to 85 °C, typical values are at $T_{\rm A} = 25 ^{\circ} \text{C}$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPL	1		*		l	
V _{IN}	Input voltage range		2.5		6	V
I _{QIN}	Quiescent current	Not switching, FB = FB +5 %, Into PVIN and AVIN		20		μΑ
I _{sd}	Shutdown current	Into PVIN and AVIN		0.6	5	μΑ
	Undervoltage lockout threshold	V _{IN} falling	2.1	2.2	2.3	V
UVLO	Undervoltage lockout hysteresis			200		mV
	Thermal shutdown	Temperature rising		150		٥С
	Thermal shutdown hysteresis			20		٥С
Control	SIGNALS EN, FREQ					
V _H	High level input voltage	V _{IN} = 2.5 V to 6 V	1			V
V_L	Low level input voltage	V _{IN} = 2.5 V to 6 V			0.4	V
I _{lkg}	Input leakage current	EN, FREQ = GND or V _{IN}		10	100	nA
R _{PD}	Pull down resistance			400		kΩ
Softsta	rt					
I _{SS}	Softstart current		6.3	7.5	8.7	μA
POWER	GOOD					
.,	Davis and three hold	Output voltage rising		95%		
V_{th}	Power good threshold	Output voltage falling		90%		
V _L	Low level voltage	I _(sink) = 1mA			0.4	V
I_{PG}	PG sinking current				1	mA
I _{lkq}	Leakage current	V _{PG} = 3.6V		10	100	nA
POWER	SWITCH				·	
_	High side FET on-resistance	I _{SW} = 500 mA		50		mΩ
R _{DS(on)}	Low side FET on-resistance	I _{SW} = 500 mA		40		mΩ
I _{LIM}	High side FET switch current limit		3.7	4.6	5.5	Α
		FREQ = GND, I _{OUT} = 3 A		2.8		MHz
f _s	Switching frequency	FREQ = VIN, I _{OUT} = 3 A		1.4		MHz
OUTPU	Т					
V _s	Output voltage range		0.8		V_{IN}	V
R _{od}	Output discharge resistor	EN = GND, V _{OUT} = 1.8 V		200		Ω
V _{FB}	Feedback regulation voltage			0.8		V
		V _{IN} ≥ V _{OUT} + 1 V, TPS62090 adjustable output version				
		I _{OUT} = 1 A, PWM mode	-1.4%		+1.4%	
V_{FB}	Feedback voltage accuracy ⁽¹⁾ (2)(3)	I _{OUT} = 0 mA, FREQ = 2.8 MHz, V _{OUT} ≥ 0.8 V, PFM mode	-1.4%		+3%	
	accuracy	I _{OUT} = 0 mA, FREQ = 1.4 MHz, V _{OUT} ≥ 1.2 V, PFM mode	-1.4%		+3%	
		I _{OUT} = 0 mA, FREQ = 1.4 MHz, V _{OUT} < 1.2V, PFM mode	-1.4%		+3.7%	
I _{FB}	Feedback input bias current	V _{FB} = 0.8V, TPS62090 adjustable output version		10	100	nA
		V _{IN} ≥ V _{OUT} + 1 V, Fixed output voltage				
V _{OUT}	Output voltage accuracy (2)(3)	I _{OUT} = 1 A, PWM mode	-1.4%		+1.4%	
	•	OUT = 0 mA, FREQ = High and Low, PFM mode	-1.4%		+2.5%	
	Line regulation	V _{OUT} = 1.8 V, PWM operation		0.016		%/V
	Load regulation	V _{OUT} = 1.8 V, PWM operation		0.04		%/A

For output voltages < 1.2 V, use a 2 x 22 μF output capacitance to achieve +3% output voltage accuracy.
 Conditions: f = 2.8 MHz, L = 0.47 μH, C_{OUT} = 22 μF or f = 1.4 MHz, L = 1 μH, C_{OUT} = 22 μF.
 For more information, see the Power Save Mode Operation section of this data sheet.



DEVICE INFORMATION

16 PIN 3x3mm QFN **TOP VIEW** <u>16</u> 15 14 SW **PVIN** SW **PVIN** Exposed Thermal Pad* **FREQ AVIN** PG SS AGND S S


NOTE: *The exposed Thermal Pad is connected to AGND.

PIN FUNCTIONS

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0		
SW	1, 2	I	Switch pin of the power stage.	
FREQ	3	I	This pin selects the switching frequency of the device. FREQ=low sets the typical switching frequency to 2.8 MHz. FREQ=high sets the typical switching frequency to 1.4 MHz. This pin has an active pull down resistor of typically 400 k Ω and can be left floating for 2.8 MHz operation.	
PG	4	0	Power good open drain output. This pin is high impedance if the output voltage is within regulation. This pin is pulled low if the output is below its nominal value. The pull up resistor can not be connected to any voltage higher than the input voltage of the device.	
FB	5		Feedback pin of the device. For the fixed output voltage versions this pin needs to be connected to GND for improved thermal performance. If, desired then this pin can also be left floating since it is internally connected with 400 k Ω to GND for fixed output voltage versions.	
AGND	6		Analog ground.	
СР	7		Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.	
CN	8		Internal charge pump flying capacitor. Connect a 10 nF capacitor between CP and CN.	
SS	9	ı	Soft-start control pin. A capacitor is connected to this pin and sets the softstart time. Leaving this pin floating sets the minimum start-up time.	
AVIN	10		Bias supply input voltage pin.	
PVIN	11,12		Power supply input voltage pin.	
EN	13		Device enable. To enable the device this pin needs to be pulled high. Pulling this pin low disables the device. This pin has an active pull down resistor of typically 400 k Ω .	
PGND	14,15		Power ground connection.	
VOS	16		Output voltage sense pin. This pin needs to be connected to the output voltage.	
Thermal Pa	ad		The exposed thermal pad is connected to AGND.	



FUNCTIONAL BLOCK DIAGRAM



(1) R1, R2, R3 are implemented in the fixed output voltage version only.



Table 1. List of components

REFERENCE	DESCRIPTION	MANUFACTURER
TPS62090	High efficient step down converter Texas Instruments	
L1	Inductor: 1uH, 0.47uH, 0.4uH	Coilcraft XFL4020-102, XAL4020-401, TOKO DEF252012-R47
C1	Ceramic capacitor: 10uF, 22uF	(6.3V, X5R, 0603), (6.3V, X5R, 0805)
C2	Ceramic capacitor: 22uF	(6.3V, X5R, 0805)
C3, C4	Ceramic capacitor	Standard
R1, R2, R3	Resistor	Standard






Figure 1. Parametric Measurement Circuit



TYPICAL CHARACTERISTICS

		FIGURE
Efficiency	vs load current (V _O = 3.3 V, f = 1.4 MHz, f = 2.8 MHz)	Figure 2, Figure 3
Efficiency	vs load current (V _O = 1.8 V, f = 1.4 MHz, f = 2.8 MHz)	Figure 4, Figure 5
Efficiency	vs load current (V _O = 1.05 V, f = 1.4 MHz, f = 2.8 MHz)	Figure 6, Figure 7
Output voltage	vs load current (V _O = 1.8 V, f = 1.4 MHz, f = 2.8 MHz)	Figure 8, Figure 9
High Side FET on-resistance	vs input voltage	Figure 10
Switching frequency	vs load current (V _O = 1. 8 V, f = 1.4 MHz)	Figure 11
Switching frequency	vs input voltage (V _O = 1.8 V, f = 1.4 MHz)	Figure 12
Switching frequency	vs load current (V _O = 1. 8 V, f = 2.8 MHz)	Figure 13
Switching frequency	vs input voltage (V _O = 1.8 V, f = 2.8 MHz)	Figure 14
Quiescent current	vs input voltage ($V_O = 1.8 \text{ V}, f = 1.4 \text{ MHz}$)	Figure 15
PWM operation	V _O = 1.8 V, f = 1.4 MHz	Figure 16
PFM operation	V _O = 1.8 V, f = 1.4 MHz	Figure 17
PFM operation	V _O = 1.8 V, f = 2.8 MHz	Figure 18
Load sweep	V _O = 1.8 V, f = 1.4 MHz	Figure 19
Load sweep	V _O = 1.8 V, f = 2.8 MHz	Figure 20
Start-up	V _O = 1.8 V, f = 2.8 MHz, C _{SS} = 10 nF	Figure 21
Shutdown	V _O = 1.8 V, f = 2.8 MHz	Figure 22
Hiccup short circuit protection	V _O = 1.8 V, f = 1.4 MHz	Figure 23
Hiccup Short circuit protection	V _O = 1.8 V, f = 1.4 MHz, recovery after short circuit	Figure 24
Load transient response	V _O = 1.8 V, f = 1.4 MHz, 300 mA to 2.5 A	Figure 25
Load transient response	V _O = 1.8 V, f = 1.4 MHz, 300 mA to 2.5 A	Figure 26
Load transient response	V _O = 1.8 V, f = 1.4 MHz, 20 mA to 1 A	Figure 27








Figure 3. Efficiency vs Load Current






Figure 4. Efficiency vs Load Current




Figure 5. Efficiency vs Load Current




Figure 6. Efficiency vs Load Current




Figure 7. Efficiency vs Load Current




Figure 8. Output Voltage vs Load Current




Figure 9. Output Voltage vs Load Current






Figure 10. High Side FET On-Resistance vs Input Voltage




Figure 12. Switching Frequency vs Input Voltage




Figure 14. Frequency vs Input Voltage




Figure 11. Switching Frequency vs Load Current




Figure 13. Frequency vs Load Current






Figure 15. Quiescent Current vs Input Voltage







DETAILED DESCRIPTION

Operation

The TPS6209x synchronous switched mode converters are based on DCS™ Control (Direct Control with Seamless transition into Power Save Mode). This is an advanced regulation topology that combines the advantages of hysteretic and voltage mode control.

The DCS™ Control topology operates in PWM (Pulse Width Modulation) mode for medium to heavy load conditions and in Power Save Mode at light load currents. In PWM, the converter operates with its nominal switching frequency of 2.8 MHz/1.4 MHz having a controlled frequency variation over the input voltage range. As the load current decreases, the converter enters Power Save Mode, reducing the switching frequency and minimizing the IC quiescent current to achieve high efficiency over the entire load current range. DCS™ Control supports both operation modes (PWM and PFM) using a single building block having a seamless transition from PWM to Power Save Mode without effects on the output voltage. Fixed output voltage versions provide smallest solution size combined with lowest quiescent current. The TPS6209x family offers excellent DC voltage regulation and load transient regulation, combined with low output voltage ripple, minimizing interference with RF circuits.

PWM Operation

At medium to heavy load currents, the device operates with pulse width modulation (PWM) at a nominal switching frequency of 2.8 MHz or 1.4 MHz depending on the setting of the FREQ pin. As the load current decreases, the converter enters the Power Save Mode operation reducing its switching frequency. The device enters Power Save Mode at the boundary to discontinuous conduction mode (DCM).



Power Save Mode Operation

As the load current decreases, the converter enters Power Save Mode operation. During Power Save Mode the converter operates with reduced switching frequency in PFM mode and with a minimum quiescent current while maintaining high efficiency. The Power Save Mode is based on a fixed on-time architecture following Equation 1. When operating at 1.4 MHz the on-time is twice as long as the on-time for 2.8 MHz operation. This results in larger output voltage ripple, as shown in Figure 17 and Figure 18, and slightly higher output voltage at no load, as shown in Figure 8 and Figure 9. To have the same output voltage ripple at 1.4 MHz during PFM mode, either the output capacitor or the inductor value needs to be increased. As an example, operating at 2.8 MHz using 0.47 µH inductor gives the same output voltage ripple as operating with 1.4 MHz using 1 µH inductor.

$$ton_{2.8MHz} = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ns}$$

$$ton_{1.4MHz} = \frac{V_{OUT}}{V_{IN}} \times 360 \text{ns} \times 2$$

$$f = \frac{2 \times I_{OUT}}{ton^2 \left(1 + \frac{V_{IN} - V_{OUT}}{V_{OUT}}\right) \times \frac{V_{IN} - V_{OUT}}{L}}$$
(1)

In Power Save Mode the output voltage rises slightly above the nominal output voltage in PWM mode, as shown in Figure 8 and Figure 9. This effect can be reduced by increasing the output capacitance or the inductor value. This effect can also be reduced by programming the output voltage of the TPS62090 lower than the target value. As an example, if the target output voltage is 3.3 V, then the TPS62090 can be programmed to 3.3V - 0.8%. As a result the output voltage accuracy is now -2.2% to +2.2% instead of -1.4% to 3%. The output voltage accuracy in PFM operation is reflected in the electrical specification table and given for a 22 µF output capacitance.

Low Dropout Operation (100% Duty Cycle)

The device offers low input to output voltage difference by entering 100% duty cycle mode. In this mode the high side MOSFET switch is constantly turned on. This is particularly useful in battery powered applications to achieve longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage where the output voltage falls below its nominal regulation value is given by:

$$V_{\text{IN(min)}} = V_{\text{OUT(max)}} + I_{\text{OUT}} \times (R_{\text{DS(on)}} + R_{\text{L}})$$
(2)

Where

 $R_{DS(on)}$ = High side FET on-resistance

 R_1 = DC resistance of the inductor

V_{OUT(max)} = nominal output voltage plus maximum output voltage tolerance

Softstart (SS)

To minimize inrush current during start up, the device has an adjustable softstart depending on the capacitor value connected to the SS pin. The device charges the softstart capacitor with a constant current of typically 7.5 µA. The feedback voltage follows this voltage with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The softstart operation is completed once the voltage at the softstart capacitor has reached typically 1.25 V. The soft-start time can be calculated using Equation 3. The larger the softstart capacitor the longer the softstart time. The relation between softstart voltage and feedback voltage can be estimated using Equation 4.

$$t_{SS} = C_{SS} \times \frac{1.25V}{7.5\mu A}$$
 (3)

$$V_{FB} = \frac{V_{SS}}{1.56} \tag{4}$$

This is also the case for the fixed output voltage option having the internal regulation voltage. Leaving the softstart pin floating sets the minimum start-up time.



Start-up Tracking (SS)

The softstart pin can also be used to implement output voltage tracking with other supply rails. The internal reference voltage follows the voltage at the softstart pin with a fraction of 1.56 until the internal reference voltage of 0.8 V is reached. The softstart pin can be used to implement output voltage tracking as shown in Figure 28.




Figure 28. Output Voltage Tracking

In Figure 28, the output V2 will track the voltage applied to V1. The voltage will track simultaneously when following conditions are met:

$$\frac{R3}{R4} = \frac{R1}{R2} \times 1.56$$
 (5)

As the fraction of R3/R4 becomes larger the voltage V1 will ramp up faster than V2 and if it gets smaller than the ramp will be slower than V2. R4 needs to be determined first using Equation 6.

$$R4 = \frac{1.25V}{300\mu A}$$
 (6)

In the calculation of R4, 300 µA current is used to achieve sufficient accuracy by taking into account the typical 7.5 µA soft-start current. After determining R4, R3 can be calculated using Equation 5.

Short Circuit Protection (Hiccup-Mode)

The device is protected against hard short circuits to GND and over-current events. This is implemented by a two level short circuit protection. During start-up and when the output is shorted to GND the switch current limit is reduced to 1/3 of its typical current limit of 4.6 A. Once the output voltage exceeds typically 0.6 V the current limit is released to its nominal value. The full current limit is implemented as a hiccup current limit. Once the internal current limits is triggered 32 times the device stops switching and starts a new start-up sequence after a typical delay time of $66~\mu S$ passed by. The device will go through these cycles until the high current condition is released.

Output Discharge Function

To make sure the device starts up under defined conditions, the output gets discharged via the VOS pin with a typical discharge resistor of 200 Ω whenever the device shuts down. This happens when the device is disabled or if thermal shutdown, undervoltage lockout or short circuit hiccup-mode is triggered.

Power Good Output (PG)

The power good output is low when the output voltage is below its nominal value. The power good will become high impedance once the output is within 5% of regulation. The PG pin is an open drain output and is specified to typically sink up to 1 mA. This output requires a pull-up resistor to be monitored properly. The pull-up resistor cannot be connected to any voltage higher than the input voltage of the device.



Frequency Set Pin (FREQ)

The FREQ pin is a digital logic input which sets the nominal switching frequency. Pulling this pin to GND sets the nominal switching frequency to 2.8 MHz and pulling this pin high sets the nominal switching frequency to 1.4 MHz. Since this pin changes the switching frequency it also changes the on-time during PFM mode. At 1.4 MHz the on-time is twice the on-time as operating at 2.8 MHz. This pin has an active pull-down resistor of typically 400 k Ω . For applications where efficiency is of highest importance, a lower switching frequency should be selected. A higher switching frequency allows the use of smaller external components, faster load transient response and lower output voltage ripple when using same L-C values.

Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. UVLO shuts down the device at input voltages lower than typically 2.2 V with a 200 mV hysteresis.

Thermal Shutdown

The device goes into thermal shutdown once the junction temperature exceeds typically 150°C with a 20°C hysteresis.

APPLICATION INFORMATION

DESIGN PROCEDURE

The first step is the selection of the output filter components. To simplify this process, Table 2 and Table 3 outline possible inductor and capacitor value combinations.

Table 2. Output Filter Selection (2.8 MHz Operation, FREQ = GND)

INDUCTOR VALUE ((1)	OUTPUT CAPACITOR VALUE [μF] ⁽²⁾					
INDUCTOR VALUE [µH] ⁽¹⁾	10	22	47	100	150	
0.47		√(3)	√	√	√	
1.0	\checkmark	√	√	√	√	
2.2						
3.3						

- Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) Typical application configuration. Other check mark indicates alternative filter combinations

Table 3. Output Filter Selection (1.4 MHz Operation, FREQ = V_{IN})

INDUCTOR VALUE [µH] ⁽¹⁾	OUTPUT CAPACITOR VALUE [μF] ⁽²⁾					
INDUCTOR VALUE [µH].	10	22	47	100	150	
0.47		√	√	√	V	
1.0	V	√(3)	√	√	V	
2.2	V	√	√	√	V	
3.3						

- (1) Inductor tolerance and current de-rating is anticipated. The effective inductance can vary by +20% and -30%.
- (2) Capacitance tolerance and bias voltage de-rating is anticipated. The effective capacitance can vary by +20% and -50%.
- (3) Typical application configuration. Other check mark indicates alternative filter combinations



Inductor Selection

The inductor selection is affected by several parameter like inductor ripple current, output voltage ripple, transition point into Power Save Mode, and efficiency. See Table 4 for typical inductors.

Table 4. Inductor Selection

INDUCTOR VALUE	COMPONENT SUPPLIER	SIZE (LxWxH mm)	Isat/DCR
0.6 µH	Coilcraft XAL4012-601	4 x 4 x 2.1	7.1A/9.5 mΩ
1 μH	Coilcraft XAL4020-102	4 x 4 x 2.1	5.9A/13.2 mΩ
1 μH	Coilcraft XFL4020-102	4 x 4 x 2.1	5.1 A/10.8 mΩ
0.47 μΗ	TOKO DFE252012 R47	2.5 x 2 x 1.2	3.7A/39 mΩ
1 μΗ	TOKO DFE252012 1R0	2.5 x 2 x 1.2	3.0A/59 mΩ
0.68 μΗ	TOKO DFE322512 R68	3.2 x 2.5 x 1.2	3.5A/37 mΩ
1 μH	TOKO DFE322512 1R0	3.2 x 2.5 x 1.2	3.1A/45 mΩ

In addition, the inductor has to be rated for the appropriate saturation current and DC resistance (DCR). The inductor needs to be rated for a saturation current as high as the typical switch current limit, of 4.6 A or according to Equation 7 and Equation 8 calculate the maximum inductor current under static load conditions. The formula takes the converter efficiency into account. The converter efficiency can be taken from the data sheet graph's or 80% can be used as a conservative approach. The calculation must be done for the maximum input voltage where the peak switch current is highest.

$$I_{L} = I_{OUT} + \frac{\Delta I_{L}}{2} \tag{7}$$

$$I_{L} = I_{OUT} + \frac{\frac{V_{OUT}}{\eta} \times \left(1 - \frac{V_{OUT}}{V_{IN} \times \eta}\right)}{2 \times f \times L}$$
(8)

where

f = Converter switching frequency (typical 2.8 MHz or 1.4 MHz)

L = Selected inductor value

 η = Estimated converter efficiency (use the number from the efficiency curves or 0.80 as an conservative assumption)

Note: The calculation must be done for the maximum input voltage of the application

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of 20% needs to be added to cover for load transients during operation.

Input and Output Capacitor Selection

For best output and input voltage filtering, low ESR ceramic capacitors are recommended. The input capacitor minimizes input voltage ripple, suppresses input voltage spikes and provides a stable system rail for the device. A 22 μ F or larger input capacitor is recommended for 1.4 MHz operation frequency. For 2.8 MHz operation frequence a 10 μ F input capacitor or larger is recommended. The output capacitor value can range from 10 μ F up to 150 μ F and beyond. The recommended typical output capacitor value is 22 μ F and can vary over a wide range as outline in the output filter selection table.

Table 5. Input Capacitor Selection

INPUT CAPACITOR	COMMENT
10 μF	FREQ=low, f=2.8 MHz
22 μF	FREQ=high, f=1.4 MHz



Setting the Output Voltage

The output voltage is set by an external resistor divider according to the following equations:

$$V_{OUT} = V_{FB} \times \left(1 + \frac{R1}{R2}\right) = 0.8 \text{ V} \times \left(1 + \frac{R1}{R2}\right)$$
 (9)

$$R2 = \frac{V_{FB}}{I_{FB}} = \frac{0.8 \text{ V}}{5 \mu A} \approx 160 \text{ k}\Omega$$
 (10)

$$R1 = R2 \times \left(\frac{V_{OUT}}{V_{FB}} - 1\right) = R2 \times \left(\frac{V_{OUT}}{0.8V} - 1\right)$$
(11)

When sizing R2, in order to achieve low quiescent current and acceptable noise sensitivity, use a minimum of 5 μ A for the feedback current I_{FB}. Larger currents through R2 improve noise sensitivity and output voltage accuracy. Lowest quiescent current and best output voltage accuracy can be achieved with the fixed output voltage versions. For the fixed output voltage versions, the FB pin can be left floating or connected to GND to improve the thermal package performance.

Layout Guideline

It is recommended to place all components as close as possible to the IC. The VOS connection is noise sensitive and needs to be routed as short and directly to the output terminal of the inductor. The exposed thermal pad of the package, analog ground (pin 6) and power ground (pin 14, 15) should have a single joint connection at the exposed thermal pad of the package. This minimizes switch node jitter. The charge pump capacitor connected to CP and CN should be placed close to the IC to minimize coupling of switching waveforms into other traces and circuits. Refer to the evaluation module User Guide (SLVU670) for an example of component placement, routing and thermal design.

TYPICAL APPLICATIONS




Figure 29. 1.2 V Adjustable Version Operating at 2.8 MHz






Figure 30. 1.5 V Adjustable Version Operating at 2.8 MHz




Figure 31. 1.8 V Adjustable Version Operating at 1.4 MHz




Figure 32. 1.05 V Adjustable Version Operating at 1.4 MHz



REVISION HISTORY

CI	hanges from Original (March 2012) to Revision A	Page
•	Changed the FUNCTIONAL BLOCK DIAGRAM	!
•	Changed R1, R2 and R4 values in Figure 28	13
•	Changed R1 and R2 values in Figure 29	16





2-Apr-2012

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Peak Temp ⁽³⁾	Samples (Requires Login)
TPS62090RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62090RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62091RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62091RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62092RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62092RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62093RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS62093RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



PACKAGE OPTION ADDENDUM

2-Apr-2012

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 6-Apr-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS








A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS62090RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62090RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62091RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62091RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62092RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62092RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62093RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62093RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 6-Apr-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62090RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
TPS62090RGTT	QFN	RGT	16	250	210.0	185.0	35.0
TPS62091RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
TPS62091RGTT	QFN	RGT	16	250	210.0	185.0	35.0
TPS62092RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
TPS62092RGTT	QFN	RGT	16	250	210.0	185.0	35.0
TPS62093RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
TPS62093RGTT	QFN	RGT	16	250	210.0	185.0	35.0

RGT (S-PVQFN-N16) PLASTIC QUAD FLATPACK NO-LEAD 3,15 2,85 - A В 3,15 2,85 PIN 1 INDEX AREA TOP AND BOTTOM 0,20 REF. SEATING PLANE 0,08 0,05 0,00 Ċ 16 THERMAL PAD SIZE AND SHAPE SHOWN ON SEPARATE SHEET

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

12

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

13

- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

16X $\frac{0,30}{0,18}$

0,50

0,10 M C A B 0,05 M C

4203495/H 10/11

F. Falls within JEDEC MO-220.



RGT (S-PVQFN-N16)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206349-4/Q 10/11

NOTE: All linear dimensions are in millimeters



RGT (S-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

Applications

Automotive and Transportation www.ti.com/automotive

e2e.ti.com

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

		•	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video

RFID <u>www.ti-rfid.com</u>
OMAP Mobile Processors www.ti.com/omap

Products

Audio

Wireless Connectivity www.ti.com/wirelessconnectivity

www.ti.com/audio

TI E2E Community Home Page

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated